
## CMSC 313 Spring 2024 Quiz 4

Full Name	Student ID
Questions on this quiz are either	short response of true or false. Please print your answers clearly.
Exercise 1. (3 pts) If the width of how many registers can be stored in	f the "read address" bus into a register file is 7 bits wide, at most a the register file?
Exercise 2. (3 pts) True or false: the number of bits per register.	the width of a register file's "write address" bus is dependent on
· - /	for a register file that has 1 data-in bus and 2 data-out buses, 1 gisters can be written to in the same cycle.
I am reading the value 0x400 from r	ster file uses a RAW (read after write) system. If in the same cycle, register 4, reading the value 0x300 from register 3, and writing the be the contents of register 3 and 4 after the clock cycle completes?
Exercise 5. Assume you are given many clock cycles would it take to a. (3 pts) read to the register?	a SIPO (serial-in parallel-out) register that can store $n$ bits. How completely
b. (3 pts) write to the register?	
\ - /	s to PC (the program counter) when the zero flag is set to 1 and 3 #32" (Branch to address 32 if zero set) instruction is executed?

Exercise 7. (3 pts) Given the previous example, what will the zero flag and carry flag be set to after the statement is executed?

Exercise 8. (3 pts) Circle all numbers labeled on the wires that carry actively used data (not addressing or control) when an instruction that uses non-immediate inputs is executed.



Exercise 9. True or false: In the 64-bit x86 architecture:

- a. (3 pts) there are 8 general purpose registers.
- b. (3 pts) the RSP register points to the top of the stack.
- b. (3 pts) the RSP register is 64 bits wide.

**Exercise 10.** (4 pts) In the 64-bit x86 architecture, The RAX register is initially set to 0. If I set the AX register to 0x0123, what is the value of the AL register?